Mikroelektroniczny system wizyjny CMOS do endoskopii kapsułkowe z bezprzewodową transmisją danych i mocy zasilającej

Celem projektu jest opracowanie układowych systemów wizyjnych zasilających przeznaczonych do kapsuł endoskopowych. Taka kapsuła jest bezprzewodowym sensorem o szczególnie restrykcyjnych wymaganiach dotyczących niskiego poboru mocy.Badania teoretyczne i eksperymentalne mają wykazać, że stosując proponowane przez wnioskodawców analogowe procesy wspomagające kompresję obrazu, możliwe jest obniżenie poboru mocy związanej z cyfrową kompresją i transmisją bezprzewodową obrazu. Przewiduje się wykonanie układu scalonego ASIC zawierającego matrycę światłoczułą CMOS,procesory analogowe wspomagające kompresję obrazu oraz cyfrowy blok kompresji obrazu.

Details

Financial Program Name:: OPUS
Organization:: Narodowe Centrum Nauki (NCN) (National Science Centre)
Agreement:: UMO-2011/03/B/ST7/03547 z dnia 2012-08-30
Realisation period:: 2012-08-30 - 2015-02-28
Research team leader:: prof. dr hab. inż. Stanisław Szczepański
Realised in:: Faculty of Electronics, Telecommunications and Informatics
Project's value:: 986 700.00 PLN
Request type:: National Research Programmes
Domestic:: Domestic project
Verified by:: Gdańsk University of Technology

Papers associated with that project

results on page:
year:
- selected sort by year newest first
- sort by year oldest first
title:
- selected sort by title A-Z
- sort by title Z-A
citation:
- sort by citation descending
- sort by citation ascending

Filters

total: 3

Year 2020

A Power-Efficient Digital Technique for Gain and Offset Correction in Slope ADCs
Publication
- M. Kłosowski
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS - Year 2020
In this brief, a power-efficient digital technique for gain and offset correction in slope analog-to-digital converters (ADCs) has been proposed. The technique is especially useful for imaging arrays with massively parallel image acquisition where simultaneous compensation of dark signal non-uniformity (DSNU) as well as photo-response non-uniformity (PRNU) is critical. The presented approach is based on stopping the ADC clock by...

Full text available to download
Hybrid‐mode single‐slope ADC with improved linearity and reduced conversion time for CMOS image sensors
Publication
- M. Kłosowski
- INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS - Year 2020
In the paper, a single‐slope analog‐to‐digital converter (ADC) for integrated CMOS image sensor applications with an improved technique of conversion has been proposed. The proposed hybrid‐mode ADC automatically uses one of the following conversion techniques: time based (i.e. PWM) or voltage based (i.e. single‐slope). During the ADC operation, the clock frequency and reference voltage are modified in order to reduce the conversion...

Full text available to download

Year 2018

A High-Efficient Measurement System With Optimization Feature for Prototype CMOS Image Sensors
Publication
- IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT - Year 2018
In this paper, a gray-scale CMOS image sensor (CIS) characterization system with an optimization feature has been proposed. By using a very fast and precise control of light intensity, based on the pulsewidth-modulation method, it is avoided to measure the illuminance every time. These features accelerate the multicriteria CIS optimization requiring many thousands of measurements. The system throughput is 2.5 Gb/s, which allows...

Full text available to download

seen 564 times