Low-Voltage LDO Regulator Based on Native MOS Transistor with Improved PSR and Fast Response - Publication - Bridge of Knowledge

Search

Low-Voltage LDO Regulator Based on Native MOS Transistor with Improved PSR and Fast Response

Abstract

In this paper, a low-voltage low-dropout analog regulator (ALDO) based on a native n-channel MOS transistor is proposed. Application of the native transistor with the threshold voltage close to zero allows elimination of the charge pump in low-voltage regulators using the pass element in a common drain configuration. Such a native pass transistor configuration allows simplification of regulator design and improved performance, with supply voltages below 1 V, compared to commonly used regulators with p-channel MOS transistors. In the presented design of ALDO regulator in 180 nm CMOS X-FAB technology, an output voltage of 0.7 V was achieved with an output current of 10 mA and a supply voltage of 0.8 V. Simulation results show that despite the low supply voltage, output voltage spikes do not exceed 70 mV at the worst technology corner when output current transients from 100 uA to 10 mA. Under such conditions, stable operation and power supply rejection PSR = 35 dB were achieved with an output capacitance of 0–500 pF. The proposed regulator allows to push the limit of ALDO regulator applications to voltages below 1 V with only slight degradation of its performance.

Citations

  • 0

    CrossRef

  • 0

    Web of Science

  • 0

    Scopus

Keywords

Details

Category:
Articles
Type:
artykuły w czasopismach
Published in:
ENERGIES no. 16,
ISSN: 1996-1073
Language:
English
Publication year:
2023
Bibliographic description:
Blakiewicz G.: Low-Voltage LDO Regulator Based on Native MOS Transistor with Improved PSR and Fast Response// ENERGIES -Vol. 16,iss. 12 (2023), s.4825-
DOI:
Digital Object Identifier (open in new tab) 10.3390/en16124825
Sources of funding:
  • Statutory activity/subsidy
Verified by:
Gdańsk University of Technology

seen 42 times

Recommended for you

Meta Tags