
dr hab. inż. Grzegorz Blakiewicz
Zatrudnienie
- Profesor uczelni w Katedra Systemów Mikroelektronicznych
Media społecznościowe
Kontakt
- grzblaki@pg.edu.pl
Profesor uczelni
- Miejsce pracy
- Gmach Elektroniki Telekomunikacji i Informatyki pokój 305
- Telefon
- (58) 347 21 45
Wybrane publikacje
-
An Analog Sub-Miliwatt CMOS Image Sensor With Pixel-Level Convolution Processing
A new approach to an analog ultra-low power medium-resolution vision chip design is presented. The prototype chip performs low-level image processing algorithms in real time. Only a photo-diode, MOS switches and two capacitors are used to create an analog processing element (APE) that is able to realize any convolution algorithm based on a full 3x3 kernel. The proof-of-concept circuit is implemented in 0.35 µm CMOS technology,...
-
A CMOS Pixel With Embedded ADC, Digital CDS and Gain Correction Capability for Massively Parallel Imaging Array
In the paper, a CMOS pixel has been proposed for imaging arrays with massively parallel image acquisition and simultaneous compensation of dark signal nonuniformity (DSNU) as well as photoresponse nonuniformity (PRNU). In our solution the pixel contains all necessary functional blocks: a photosensor and an analog-to-digital converter (ADC) with built-in correlated double sampling (CDS) integrated together. It is implemented in...
-
A 0.5-V bulk-driven voltage follower / DC level shifter and its application in class AB output stage
A simple realization of a 0.5-V bulk-driven voltage follower/DC level shifter, designed in a 0.18um CMOS technology is presented in the paper. The circuit is characterized by large input and output voltage swings, and a DC voltage gain close to unity. The DC voltage shift between input and output terminals can be regulated in a certain interval around zero, by means of biasing current sinks. An application of the proposed voltage...
Uzyskane stopnie/tytuły naukowe
-
2013-12-03
Nadanie stopnia naukowego
dr hab. inż. Elektronika (Dziedzina nauk technicznych)
wyświetlono 2126 razy