Paweł Derkacz - Profil naukowy - MOST Wiedzy

Wyszukiwarka

Kontakt

Wybrane publikacje

  • 3D PCB package for GaN inverter leg with low EMC feature

    - 2020

    This paper presents the adaptation of a 3D integration concept previously used with vertical devices to lateral GaN devices. This 3D integration allows to reduce loop inductance, to ensure more symmetrical design with especially limited Common Mode emission, thanks to a low middle point stray capacitance. This reduction has been achieved by both working on the power layout and including a specific shield between the devices and...

    Pełny tekst w serwisie zewnętrznym

  • Gate Driver with Overcurrent Protection Circuit for GaN Transistors

    The improvement of the gate driver for GaN transistor is presented in this paper. The proposed topology contains the overcurrent protectionwith the two-stage turning off and independent control of turn on and off time of the GaN transistor. The operation of driver and its application in thehalf-bridge converter are described using both simulation and prototype measurements. The overcurrent protection was tested in Double Pulse...

    Pełny tekst w portalu

wyświetlono 106 razy