Hybrid‐mode single‐slope ADC with improved linearity and reduced conversion time for CMOS image sensors - Publikacja - MOST Wiedzy

Wyszukiwarka

Hybrid‐mode single‐slope ADC with improved linearity and reduced conversion time for CMOS image sensors

Abstrakt

In the paper, a single‐slope analog‐to‐digital converter (ADC) for integrated CMOS image sensor applications with an improved technique of conversion has been proposed. The proposed hybrid‐mode ADC automatically uses one of the following conversion techniques: time based (i.e. PWM) or voltage based (i.e. single‐slope). During the ADC operation, the clock frequency and reference voltage are modified in order to reduce the conversion time and achieve the optimal linearity. Owing to this, the pixel using a photodiode working in the integration mode achieves a linear photoconversion characteristics (irradiance to digital number), and the conversion period, which is determined by the darkest parts of a scene, is reduced by an order of magnitude comparing with known ADC solutions. The proposed conversion technique has been validated with the ASIC prototype of a CMOS imager containing photosensors integrated with the ADCs. The ASIC was fabricated in standard 0.18 μm CMOS technology. A specialized measurement system has been used to optimize linearity in the hybrid‐mode conversion (integral nonlinearity below 2 LSB). The conversion period has been reduced 15 times compared with the standard technique. Measurements confirm functionality of the proposed approach, implemented within a small pixel area.

Cytowania

  • 2

    CrossRef

  • 2

    Web of Science

  • 2

    Scopus

Cytuj jako

Pełna treść

pełna treść publikacji nie jest dostępna w portalu

Słowa kluczowe

Informacje szczegółowe

Kategoria:
Publikacja w czasopiśmie
Typ:
artykuły w czasopismach
Opublikowano w:
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS nr 48, strony 28 - 41,
ISSN: 0098-9886
Język:
angielski
Rok wydania:
2020
Opis bibliograficzny:
Kłosowski M.: Hybrid‐mode single‐slope ADC with improved linearity and reduced conversion time for CMOS image sensors// INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS -Vol. 48,iss. 1 (2020), s.28-41
DOI:
Cyfrowy identyfikator dokumentu elektronicznego (otwiera się w nowej karcie) 10.1002/cta.2713
Źródła finansowania:
Weryfikacja:
Politechnika Gdańska

wyświetlono 55 razy

Publikacje, które mogą cię zainteresować

Meta Tagi