Implementation of multi-operand addition in FPGA using high-level synthesis - Publikacja - MOST Wiedzy

Wyszukiwarka

Implementation of multi-operand addition in FPGA using high-level synthesis

Abstrakt

The paper presents the results of high-level synthesis (HLS) of multi-operand adders in FPGA using the Vivado Xilinx environment. The aim was to estimate the hardware amount and latency of adders described in C-code. The main task of the presented experiments was to compare the implementations of the carry-save adder (CSA) type multi-operand adders obtained as the effect of the HLS synthesis and those based on the basic component being 4-operand adder with fast carry-chain available in FPGA’s implemented in Verilog. However, the HLS synthesis simplifies the design and prototyping process but the received results indicate that the circuit obtained as the result of such synthesis requires twice more resources and is slower than its counterpart design using Verilog.

Cytowania

0
CrossRef
0
Web of Science
0
Scopus

Robert Smyk, Maciej Czyżak. (2018). Implementation of multi-operand addition in FPGA using high-level synthesis, (2), 170-173. https://doi.org/10.15199/48.2018.02.39

Informacje szczegółowe

Kategoria:
Publikacja w czasopiśmie
Typ:
artykuły w czasopismach recenzowanych i innych wydawnictwach ciągłych
Opublikowano w:
Przegląd Elektrotechniczny strony 170 - 173,
ISSN: 0033-2097
Język:
angielski
Rok wydania:
2018
Opis bibliograficzny:
Smyk R., Czyżak M.: Implementation of multi-operand addition in FPGA using high-level synthesis// Przegląd Elektrotechniczny. -., nr. 2 (2018), s.170-173
Źródła finansowania:
  • Działalność statutowa

wyświetlono 6 razy

Meta Tagi