Wyszukiwarka
Scaling of signed residue numbers with mixed-radix conversion in FPGA with extended scaling factor selection
Abstrakt
A scaling technique of signed residue numbers in FPGA is proposed. The technique is based on conversion of residue numbers to the Mixed-Radix System (MRS). The scaling factor is assumed to be a moduli product from the Residue Number System (RNS) base. Scaling is performed by scaling of MRS terms, the subsequent generation of residue representations of scaled terms, binary addition of these representations and generation of residues for all moduli. The sign of the residue number is detected by using the most significant digit of the MRS representation. Basic blocks of the scaler are realized in the form of modified two-operand modulo adders with included additional multiply and modulo reduction operations. An exemplary pipelined realization of the scaler in the Xilinx FPGA environment is shown. The design is based on Look-Up Tables (LUT)(26 x 1) that simulate small RAMs which serve as main components for the look-up realization. Also a method is shown that allows for flexible selection of scaling factors from a set of moduli products of the RNS base. This is made by forming auxiliary MRSs by permutation of moduli of the base. All formed MRSs are associated with the given RNS with respect to the base but each MRS has different set of weights. Thus for the required scaling factor, the suitable MRS can be chosen that provides for the scaling error smaller than 1.
Autorzy (3)
Cytuj jako
Pełna treść
pełna treść publikacji nie jest dostępna w portalu
Słowa kluczowe
Informacje szczegółowe
- Kategoria:
- Publikacja monograficzna
- Typ:
- rozdział, artykuł w książce - dziele zbiorowym /podręczniku w języku o zasięgu międzynarodowym
- Tytuł wydania:
- W : Computer Applications in Electrical Engineering. - vol. 11 strony 365 - 477
- Język:
- angielski
- Rok wydania:
- 2013
- Opis bibliograficzny:
- Smyk R., Czyżak M., Ulman Z.: Scaling of signed residue numbers with mixed-radix conversion in FPGA with extended scaling factor selection// W : Computer Applications in Electrical Engineering. - vol. 11/ Poznań: Poznan University of Technology, 2013, s.365-477
- Weryfikacja:
- Politechnika Gdańska
wyświetlono 71 razy