Wyszukiwarka
Wyniki wyszukiwania dla: CMOS ANALOG INTEGRATED CIRCUIT
-
Hybrid‐mode single‐slope ADC with improved linearity and reduced conversion time for CMOS image sensors
PublikacjaIn the paper, a single‐slope analog‐to‐digital converter (ADC) for integrated CMOS image sensor applications with an improved technique of conversion has been proposed. The proposed hybrid‐mode ADC automatically uses one of the following conversion techniques: time based (i.e. PWM) or voltage based (i.e. single‐slope). During the ADC operation, the clock frequency and reference voltage are modified in order to reduce the conversion...
-
An Ultra-Low-Energy Analog Comparator for A/D Converters in CMOS Image Sensors
PublikacjaThis paper proposes a new solution of an ultra-low-energy analog comparator, dedicated to slope analog-to-digital converters (ADC), particularly suited for CMOS image sensors (CISs) featuring a large number of ADCs. For massively parallel imaging arrays, this number may be as high as tens-hundreds of thousands ADCs. As each ADC includes an analog comparator, the number of these comparators in CIS is always high. Detailed analysis...
-
An Analog Sub-Miliwatt CMOS Image Sensor With Pixel-Level Convolution Processing
PublikacjaA new approach to an analog ultra-low power medium-resolution vision chip design is presented. The prototype chip performs low-level image processing algorithms in real time. Only a photo-diode, MOS switches and two capacitors are used to create an analog processing element (APE) that is able to realize any convolution algorithm based on a full 3x3 kernel. The proof-of-concept circuit is implemented in 0.35 µm CMOS technology,...
-
In-ADC, Rank-Order Filter for Digital Pixel Sensors
PublikacjaThis paper presents a new implementation of the rank-order filter, which is established on a parallel-operated array of single-slope (SS) analog-to-digital converters (ADCs). The SS ADCs use an “on-the-ramp processing” technique, i.e., filtration is performed along with analog-to-digital conversion, so the final states of the converters represent a filtered image. A proof-of-concept 64 × 64 array of SS ADCs, integrated with MOS...
-
Characteristics of an image sensor with early-vision processing fabricated in standard 0.35 µm CMOS technology
PublikacjaThe article presents measurement results of prototype integrated circuits for acquisition and processing of images in real time. In order to verify a new concept of circuit solutions of analogue image processors, experimental integrated circuits were fabricated. The integrated circuits, designed in a standard 0.35 µm CMOS technology, contain the image sensor and analogue processors that perform low-level convolution-based image...
-
CMOS implementation of an analogue median filter for image processing in real time
PublikacjaAn analogue median filter, realised in a 0.35 μm CMOS technology, is presented in this paper. The key advantages of the filter are: high speed of image processing (50 frames per second), low-power operation (below 1.25 mW under 3.3 V supply) and relatively high accuracy of signal processing. The presented filter is a part of an integrated circuit for image processing (a vision chip), containing: a photo-sensor matrix, a set of...
-
Analogue CMOS ASICs in Image Processing Systems
PublikacjaIn this paper a survey of analog application specific integrated circuits (ASICs) for low-level image processing, called vision chips, is presented. Due to the specific requirements, the vision chips are designed using different architectures best suited to their functions. The main types of the vision chip architectures and their properties are presented and characterized on selected examples of prototype integrated circuits (ICs)...
-
Fault detection in electronic circuits using test buses
PublikacjaA survey of test buses designed for diagnostics of digital and analog electronic circuits is presented: the IEEE 1149.1 bus for digital circuits, the IEEE 1149.4 bus for mixed-signal and the IEEE 1149.6 bus for AC coupled complex digital circuits. Each bus is presented with its structure, solution of key elements, particularly boundary registers and a set of test instructions. Diagnosis with the use of the described buses is...
-
A current-controlled FET
PublikacjaA novel semiconductor device, viz., Horizontally-Split-Drain Current-Controlled Field-Effect Transistor (HSDCCFET) with two control electrodes is proposed in this works. For the sake of brevity, the device can be called a CCFET. Operating principle of the proposed transistor is based on one of the galvanomagnetic phenomena, the Biot-Savart-Laplace law and a Gradual Channel Detachment Effect (GCDE). The transistor is dedicated...
-
A CMOS Pixel With Embedded ADC, Digital CDS and Gain Correction Capability for Massively Parallel Imaging Array
PublikacjaIn the paper, a CMOS pixel has been proposed for imaging arrays with massively parallel image acquisition and simultaneous compensation of dark signal nonuniformity (DSNU) as well as photoresponse nonuniformity (PRNU). In our solution the pixel contains all necessary functional blocks: a photosensor and an analog-to-digital converter (ADC) with built-in correlated double sampling (CDS) integrated together. It is implemented in...
-
A 1-nS 1-V Sub-1-µW Linear CMOS OTA with Rail-to-Rail Input for Hz-Band Sensory Interfaces
PublikacjaThe paper presents an operational transconductance amplifier (OTA) with low transconductance (0.62–6.28 nS) and low power consumption (28–270 nW) for the low-frequency analog front-ends in biomedical sensor interfaces. The proposed OTA implements an innovative, highly linear voltage-to-current converter based on the channel-length-modulation effect, which can be rail-to-rail driven. At 1-V supply and 1-Vpp asymmetrical input driving,...
-
Programmable Input Mode Instrumentation Amplifier Using Multiple Output Current Conveyors
PublikacjaIn this paper a programmable input mode instrumentation amplifier (IA) utilising second generation, multiple output current conveyors and transmission gates is presented. Its main advantage is the ability to choose a voltage or current mode of inputs by setting the voltage of two configuration nodes. The presented IA is prepared as an integrated circuit block to be used alone or as a sub-block in a microcontroller or in a field...
-
Rapid multi-objective design of integrated on-chip inductors by means of Pareto front exploration and design extrapolation
PublikacjaIdentification of the best trade-offs between conflicting design objectives allows for making educated design decisions as well as assessing suitability of a given component or circuit for a specific application. In case of inductors, the typical objectives include maximization of the quality factor and minimization of the layout area, as well as maintaining a required inductance at a given operating frequency. This work demonstrates...
-
Piotr Płotka dr hab. inż.
OsobyPiotr Płotka otrzymał tytuł zawodowy magistra inżyniera w 1976 r., a stopień doktora w dyscyplinie elektronika w 1985 r. – nadane przez Wydział Elektroniki Telekomunikacji i Informatyki Politechniki Gdańskiej. W 2008 r. otrzymał stopień doktora habilitowanego, także w dyscyplinie elektronika, nadany przez Instytut Technologii Elektronowej w Warszawie. Od 1977 r. pracował w Akademii Techniczno-Rolniczej w Bydgoszczy, a od 1981...
-
On analog comparators for CMOS digital pixel applications. A comparative study
PublikacjaVoltage comparator is the only – apart from the light-to-voltage converter – analog component in the digital CMOS pixel. In this work, the influence of the analog comparator nonidealities on the performance of the digital pixel has been investigated. In particular, two versions of the digital pixel have been designed in 0.35 μm CMOS technology, each using a different type of analog comparator. The properties of both versions have...
-
A nine-input 1.25 mW, 34 ns CMOS analog median filter for image processing in real time
PublikacjaIn this paper an analog voltage-mode median filter, which operates on a 3 × 3 kernel is presented. The filter is implemented in a 0.35 μm CMOS technology. The proposed solution is based on voltage comparators and a bubble sort configuration. As a result, a fast (34 ns) time response with low power consumption (1.25 mW for 3.3 V) is achieved. The key advantage of the configuration is relatively high accuracy of signal processing,...
-
Innovative method of localization airplanes in VCS (VCS-MLAT) distributed system
PublikacjaThe article presents the concept and the structure of the localization module. The prototype module is the part of the VCS (VCS-MLAT) localization distributed system. The device receives the audio signal transmitted in airplanes band (118 MHz – 136 MHz). Received data with the timestamps are send to the main server. The data from multiple devices estimates the localization of the airplane. The main aim of the project is the analysis...
-
Analog CMOS processor for early vision processing with highly reduced power consumption
PublikacjaA new approach to an analog ultra-low power visionchip design is presented. The prototype chip performs low-levelconvolutional image processing algorithms in real time. Thecircuit is implemented in 0.35 μm CMOS technology, contains64 x 64 SIMD matrix with embedded analogue processors APE(Analogue Processing Element). The photo-sensitive-matrix is of2.2 μm x 2.2 μm size, giving the density of 877 processors permm2. The matrix dissipates...
-
The surface of a fragment of the structure of an integrated circuit in the semi-contact mode.
Dane BadawczeThe surface of a fragment of the structure of an integrated circuit. Topographic measurements in the semi-contact mode. NTEGRA Prima (NT-MDT) device. NSG 01 probe.
-
Certified Integrated Circuit Design Lab - obtaining the certificate and the benefits of having it
PublikacjaThis paper describes the process of establishing and maintaining a certified integrated circuit design lab. The advantages of having a certification for the lab are presented, and also how to obtain the certificate based on the example of Cadence Certified Lab at Gdansk University of Technology, Poland. Various integrated circuits designed at the lab are also briefly shown.
-
Design of a 3.3V four-quadrant analog CMOS multiplier
PublikacjaW pracy przedstawiono dwa czterokwadrantowe mnożniki analogowe CMOS pracujące przy napięciu zasilania 3.3V. Układy wykorzystują tranzystory MOS pracujące zarówno w zakresie nasycenia jak i w zakresie triodowym. Wyniki symulacji komputerowych pokazują, że współczynnik zawartości harmonicznych (THD) sygnału wyjściowego jest mniejszy niż 0.75% dla sygnału wejściowego o amplitudzie 1V o częstotliwości 10MHz. Pasmo 3dB układu wynosi...
-
Integrated circuit structure surface images obtained with contact capacitive imaging technique
Dane BadawczeThe measurements were done using NTEGRA Prima (NT-MDT) device. CSG 10Pt probe.
-
Analog multiplier for a low-power integrated image sensor
PublikacjaArtykuł przedstawia nowe podejście do projektowania tanich niskomocowych zintegrowanych sensorów optycznych. W odróżnieniu od wcześniej stosowanych rozwiązań opartych na masowym przetwarzaniu równoległym, zaproponowany mnożnik macierzowy charakteryzuje się korzystniejszymi cechami. Proponowane rozwiązanie, chociaż mniej elastyczne w sensie liczby możliwych do zaimplementowania algorytmów wstępnej obróbki obrazu, cechuje się znaczącą...
-
Analog multiplier for a low-power integrated image sensor
PublikacjaArtykuł przedstawia nowe podejście do projektowania tanich niskomocowych zintegrowanych sensorów optycznych. W odróżnieniu od wcześniej stosowanych rozwiązań opartych na masowym przetwarzaniu równoległym, zaproponowany mnożnik macierzowy charakteryzuje się korzystniejszymi cechami. Proponowane rozwiązanie, chociaż mniej elastyczne w sensie liczby możliwych do zaimplementowania algorytmów wstępnej obróbki obrazu, cechuje się znaczącą...
-
A versatile analog CMOS cell: voltage - buffer /current - conveyor/ multiplier
PublikacjaW pracy przedstawiono koncepcję uniwersalnej komórki analogowej przeznaczonej dla programowalnych układów analogowych (FPAA). Komórka może pełnić funkcję bufora napięciowego, konwjora prądowego lub mnożnika analogowego. Układ przesymulowano w technologii CMOS 2 ćm.
-
Noise modeling of static CMOS gates for low-noise circuit synthesis
PublikacjaW artykule przedstawiono efektywną metodę modelowania widma szumu napięcia zasilającego generowanego przez statyczne bramki cyfrowe CMOS. Metoda modelowania uwzględnia krótkie impulsy prądowe powstające w czasie przełączania bramek i pozwala oszacować górne limity widma szumu napięcia zasilającego co umożliwia niskoszumową syntezę układów cyfrowych.
-
Low-Power Receivers for Wireless Capacitive Coupling Transmission in 3-D-Integrated Massively Parallel CMOS Imager
PublikacjaThe paper presents pixel receivers for massively parallel transmission of video signal between capacitive coupled integrated circuits (ICs). The receivers meet the key requirements for massively parallel transmission, namely low-power consumption below a single μW, small area of less than 205 μm2, high sensitivity better than 160 mV, and good immunity to crosstalk. The receivers were implemented and measured in a 3-D IC (two face-to-face...
-
A field programmable analog array for CMOS continuous-time OTA-C filter applications
PublikacjaW artykule opisano programowalny wzmacniacz transkonduktancyjny oraz konfigurowalny blok analogowy CAB składający się ze wzmacniacza transkonduktancyjnego, kluczy oraz programowalnego kondensatora. Z bloków CAB można zbudować uniwersalne, programowalne filtry. Wzmacniacz transkondukancyjny został przesymulowany oraz wykonany w technologii CMOS. Wyniki pomiarów pokazują, że transkonduktancja wzmacniacza może być przestrajana ponad...
-
A method of self-testing of an analog circuit terminated by an ADC in electronic embedded systems controlled by microcontrollers
PublikacjaA new self-testing method of analog parts terminated by an ADC in electronic embedded systems controlled by microcontrollers is presented. It is based on a new fault diagnosis method based on on-line (i.e. during measurement), transformations of voltage samples of the time response of a tested part to a square pulse - onto localization curves placed in the measurement space. The method can be used for fault detection and single...
-
Some methods of diagnosis of analog circuit using mixed signal test bus IEEE 1149.4
PublikacjaW artykule przedstawiono wybrane metody testowania i diagnostyki analogowych układów elektronicznych zamontowanych na pakiecie pomiędzy układami scalonymi wyposażonymi w magistralę IEEE 1149.4. Prezentowane metody dobrano pod kątem stopnia skomplikowania układów testowanych oraz specyficznych właściwości metrologicznych magistrali, które ograniczają możliwości pomiarowe i aplikacyjność metod. Rozważono trzy typy układów testowanych:...
-
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
Czasopisma -
Effects of lightning and sprites on the ionospheric potential, and threshold effects on sprite initiation, obtained using an analog model of the global atmospheric electric circuit
Publikacja -
Multiple output differential OTA with linearizing bulk-driven active-error feedback loop for continuous-time filter applications
PublikacjaA CMOS circuit realization of a highly linear multiple-output differential operational transconductance amplifier (OTA) has been proposed. The presented approach exploits a differential pair as an input stage with both the gate and the bulk terminals as signal ports. For the proposed OTA, improved linearity is obtained by means of the active-error feedback loop operating at the bulk terminals of the input stage. SPICE simulations...
-
Introductory CDIO Project [Energy Technologies][2021/22]
Kursy OnlineDesign of complete prototype of Simple electronic circuit (DC-DC converter) with control based on integrated circuit.
-
Introductory CDIO Project [Energy Technologies][2021/22]
Kursy OnlineDesign of complete prototype of Simple electronic circuit (DC-DC converter) with control based on integrated circuit.
-
Bogdan Pankiewicz dr hab. inż.
OsobyBogdan Pankiewicz ukończył w 1993 r. Wydział Elektroniki Politechniki Gdańskiej, specjalność układy elektroniczne a w 2002 r. uzyskał stopień doktora w dziedzinie elektroniki na Wydziale ETI, PG. Od początku kariery jest związany z Politechniką Gdańską: najpierw jako asystent (lata 1994–2002), a następnie jako adiunkt (od 2002 r.) na Wydziale Elektroniki, Telekomunikacji i Informatyki. Zajmuje się projektowaniem analogowych i cyfrowych...
-
A testing method of analog parts of mixed-signal electronic systems equipped with the IEEE1149.1 test bus
PublikacjaA new solution of the JTAG BIST for testing analog circuits in mixed-signal electronic microsystems controlled by microcontrollers and equipped with the IEEE1149.1 bus is presented. It is based on a new fault diagnosis method in which an analog circuit is stimulated by a buffered signal from the TMS line, and the time response of the circuit to this signal is sampled by the ADC equipped with the JTAG. The method can be used for...
-
Marek Wójcikowski dr hab. inż.
OsobyMarek Wójcikowski ukończył w 1993 r. Wydział Elektroniki Politechniki Gdańskiej, specjalność układy elektroniczne. W 2002 r. uzyskał stopień doktora w dziedzinie elektroniki, a w 2016 r. uzyskał stopień doktora habilitowanego na Wydziale Elektroniki Telekomunikacji i Informatyki Politechniki Gdańskiej. Od początku kariery jest związany z Politechniką Gdańską: najpierw jako asystent (lata 1994–2002), a następnie jako adiunkt (od...
-
Using an IEEE1149.1 Test Bus for Fault Diagnosis of Analog Parts of Electronic Embedded Systems
PublikacjaThe new solution of a BIST called the JTAG BIST for self-testing of analog parts of electronic embedded systems is presented in the paper. The JTAG BIST consists of the BCT8244A and SCANSTA476 integrated circuits of Texas Instruments controlled via the IEEE 1149.1 bus. The BCT8244A is a scan test device with octal buffers, and the SCANSTA476 is a 12-bit ADC with 8 analog input channels. Self-testing approach is based on the fault...
-
Light-Powered Starter for Micro-Power Boost DC–DC Converter for CMOS Image Sensors
PublikacjaThe design of a starter for a low-voltage, micro-power boost DC–DC converter intended for powering CMOS image sensors is presented. A unique feature of the starter is extremely low current, below 1 nA, supplying its control circuit. Therefore, a high-voltage (1.3 V) configuration of series-connected photovoltaic diodes available in a standard CMOS process or a small external LED working in photovoltaic mode can be used as an auxiliary...
-
Large dynamic range high frequency fully differential CMOS transconductanceamplifier.
PublikacjaW pracy zaproponowano nową koncepcję układową w pełni różnicowego wzmacniacza transkonduktancyjnego CMOS o dużym zakresie dynamiki i szerokim pasmie częstotliwości. Przeprowadzone badania teoretyczne i symulacyjne potwierdziły małe zniekształcenia harmoniczne (THD), szerokie pasmo przenoszonych częstotliwości oraz duży zakres dynamiki dla sygnałów różnicowych.
-
A High-Efficient Low-Voltage Rectifier for CMOS Technology
PublikacjaA new configuration of rectifier suiting CMOS technology is presented. The rectifier consists of only two nchannel MOS transistors, two capacitors and two resistors; for this reason it is very favourable in manufacturing in CMOS technology. With these features the rectifier is easy to design and cheap in production. Despite its simplicity, the rectifier has relatively good characteristics, the voltage and power efficiency, and...
-
A New, Reconfigurable Circuit Offering Functionality of AND and OR Logic Gates for Use in Algorithms Implemented in Hardware
PublikacjaThe paper presents a programmable (using a 1-bit signal) digital gate that can operate in one of two OR or AND modes. A circuit of this type can also be implemented using conventional logic gates. However, in the case of the proposed circuit, compared to conventional solutions, the advantage is a much smaller number of transistors necessary for its implementation. Circuit is also much faster than its conventional counterpart. The...
-
Single-Slope ADC With Embedded Convolution Filter for Global-Shutter CMOS Image Sensors
PublikacjaThis brief presents an analog-to-digital converter (ADC) suitable for acquisition and processing of images in the global-shutter mode at the pixel level. The ADC consists of an analog comparator, a multi-directional shift register for the comparator states, and a 16-bit reversible binary counter with programmable step size. It works in the traditional single-slope mode. The novelty is that during each step of the reference ramp,...
-
An idea of an approach to self-testing of mixed signal systems based on a quadratic function stimulation
PublikacjaA new approach to self-testing of the analog parts of mixed-signal electronic systems controlled by microcontrollers equipped with an ADC and a DAC is presented. It is based on a BIST and a new fault diagnosis method. A novelty is the use of the DAC as a component of the BIST, allowing to generate a stimulating signal with a quadratic function shape. It contributes to a better extraction of information about the state of the circuit...
-
Multiple output second-generation current conveyor utilizing high frequency output stage
PublikacjaIn this paper a multiple output second-generation current conveyor (MOCCII) is presented. The main advantage of the proposed general circuit architecture over a typical structure, well known in the literature, is the use of a high passband multiple output current mplifier block instead of cascaded current mirrors. It gives similar frequency responses for all the outputs of the current conveyor and also maintains simplicity of the...
-
A 0.5-V bulk-driven voltage follower / DC level shifter and its application in class AB output stage
PublikacjaA simple realization of a 0.5-V bulk-driven voltage follower/DC level shifter, designed in a 0.18um CMOS technology is presented in the paper. The circuit is characterized by large input and output voltage swings, and a DC voltage gain close to unity. The DC voltage shift between input and output terminals can be regulated in a certain interval around zero, by means of biasing current sinks. An application of the proposed voltage...
-
Low cost electrochemical sensor module for measurement of gas concentration
PublikacjaThis paper describes a low cost electrochemical sensor module for gas concentration measurement. A module is universal and can be used for many types of electrochemical gas sensors. Device is based on AVR ATmega8 microcontroller. As signal processing circuit a specialized integrated circuit LMP9l000 is used. The proposed equipment will be used as a component of electronic nose system employed for classifying and distinguishing...
-
Unity-Gain Zero-Offset CMOS Buffer with Improved Feedforward Path
PublikacjaA voltage unity-gain zero-offset CMOS amplifier with reduced gain error and increased PSRR (power supply rejection ratio) is proposed. The amplifier uses two feed mechanisms, negative feedback and supporting positive feedforward, to achieve low deviation from unit gain over the entire input range. The circuit, designed in a standard 180-nanometer 1.8-voltage CMOS process, is compared with two known buffers of similar topology,...
-
A method of self-testing of analog circuits based on fully differential op-amps with theTCBF classifier
PublikacjaA new approach of self-testing of analog circuits based on fully differential op-amps of mixed-signal systems controlled by microcontrollers is presented. It consists of a measurement procedure and a fault diagnosis procedure. We measure voltage samples of a time response of a tested circuit on a stimulation of a unit step function given at the common-mode reference voltage input of the op-amp. The fault detection and fault localization...