dr hab. inż. Waldemar Jendernalik
- Miejsce pracy
- Gmach Elektroniki Telekomunikacji i Informatyki pokój 309
- (58) 347 18 64
The architecture concept of a high-speed low-power analogue vision chip, which performs low-level real-time image algorithms ispresented. The proof-of-concept prototype vision chip containing 32 × 32 photosensor array and 32 analogue processors is fabricated usinga 0.35 μm CMOS technology. The prototype can be configured to register and process images with very high speed, reaching 2000 framesper second, or achieve very low power...
A new approach to an analog ultra-low power medium-resolution vision chip design is presented. The prototype chip performs low-level image processing algorithms in real time. Only a photo-diode, MOS switches and two capacitors are used to create an analog processing element (APE) that is able to realize any convolution algorithm based on a full 3x3 kernel. The proof-of-concept circuit is implemented in 0.35 µm CMOS technology,...
A high-speed, fully balanced complementary-symmetry metal-oxide-semiconductor (CMOS) triode transconductor is presented. The proposed approach exploits a pseudo-differential-pair triode configuration with a simple adaptive circuit stabilising the drain-to-source voltages of metal-oxide-semiconductor (MOS) transistors. Since no additional active circuits (apart from the resistors made of the cut-off MOS devices) and no feedback...
wyświetlono 212 razy