Search
Abstract
This chapter presents an introduction to the area of accelerated transistor-level (‘fast-SPICE’) simulation for automated verification and characterization of integrated circuits (ICs) from technologist’s perspective. It starts with outlining goals, expectations and typical usage models for fast-SPICE simulators, stressing how they differ from regular SPICE tools. It continues with presenting and classifying core technologies typically included in fast-SPICE simulators, which allow them to achieve critical performance and capacity gains. Also, it discusses how different approaches toward the computational problem can be combined to design and implement highly effective and efficient simulation acceleration technologies, including advanced circuit partitioning, and schemes for optimized modeling of post-layout memory circuits and large parasitic networks. Finally, challenges facing fast-SPICE, as well as possible future research areas are briefly outlined.
Citations
-
2 2
CrossRef
-
0
Web of Science
-
0
Scopus
Cite as
Full text
full text is not available in portal
Keywords
Details
- Category:
- Conference activity
- Type:
- publikacja w wydawnictwie zbiorowym recenzowanym (także w materiałach konferencyjnych)
- Title of issue:
- Simulation and Verification of Electronic and Biological Systems strony 23 - 42
- Language:
- English
- Publication year:
- 2009
- Bibliographic description:
- Rewieński M.: A Perspective on Fast-SPICE Simulation Technology// Simulation and Verification of Electronic and Biological Systems/ ed. Peng Li, Luis Miguel Silveira, Peter Feldmann Dordrecht: Springer, 2009, s.23-42
- DOI:
- Digital Object Identifier (open in new tab) 10.1007/978-94-007-0149-6_2
- Verified by:
- Gdańsk University of Technology
seen 146 times