Search
Rapid multi-objective design of integrated on-chip inductors by means of Pareto front exploration and design extrapolation
Abstract
Identification of the best trade-offs between conflicting design objectives allows for making educated design decisions as well as assessing suitability of a given component or circuit for a specific application. In case of inductors, the typical objectives include maximization of the quality factor and minimization of the layout area, as well as maintaining a required inductance at a given operating frequency. This work demonstrates low-cost multi-objective design optimization of integrated inductors. The primary technique utilized here is a point-by-point Pareto front exploration where subsequent Pareto-optimal designs are obtained by moving along the front using local search methods. Considerable reduction of the design cost is achieved by extrapolating inductor dimensions at the subsequent optimal point, based on already available data as well as size constraints. The proposed methodology is verified using two examples of spiral inductors implemented in 65-nm CMOS technology. Comparisons with point-by-point optimization without extrapolation are also provided.
Citations
-
7
CrossRef
-
0
Web of Science
-
7
Scopus
Authors (2)
Cite as
Full text
full text is not available in portal
Keywords
Details
- Category:
- Articles
- Type:
- artykuły w czasopismach
- Published in:
-
JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS
no. 33,
pages 1416 - 1426,
ISSN: 0920-5071 - Language:
- English
- Publication year:
- 2019
- Bibliographic description:
- Kozieł S., Kurgan P.: Rapid multi-objective design of integrated on-chip inductors by means of Pareto front exploration and design extrapolation// JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS -Vol. 33,iss. 11 (2019), s.1416-1426
- DOI:
- Digital Object Identifier (open in new tab) 10.1080/09205071.2019.1610504
- Verified by:
- Gdańsk University of Technology
seen 136 times