Search
Abstract
In the paper, a digital clock stopping technique for gain and offset correction in time-mode analog-to-digital converters (ADCs) has been proposed. The technique is dedicated to imagers with massively parallel image acquisition working in the time mode where compensation of dark signal non-uniformity (DSNU) as well as photo-response non-uniformity (PRNU) is critical. Fixed pattern noise (FPN) reduction has been experimentally validated using 128-pixel CMOS imager. The reduction of the PRNU to about 0.5 LSB has been achieved. Linearity improvement technique has also been proposed, which allows for integral nonlinearity (INL) reduction to about 0.5 LSB. Measurements confirm the proposed approach.
Citations
-
1 3
CrossRef
-
0
Web of Science
-
1 2
Scopus
Authors (2)
-
Yichuang Sun
Cite as
Full text
download paper
downloaded 72 times
- Publication version
- Accepted or Published Version
- License
-
open in new tab
Keywords
Details
- Category:
- Articles
- Type:
- artykuły w czasopismach
- Published in:
-
SENSORS
no. 20,
ISSN: 1424-8220 - Language:
- English
- Publication year:
- 2020
- Bibliographic description:
- Kłosowski M., Sun Y.: Fixed Pattern Noise Reduction and Linearity Improvement in Time-Mode CMOS Image Sensors// SENSORS -Vol. 20,iss. 20 (2020), s.5921-
- DOI:
- Digital Object Identifier (open in new tab) 10.3390/s20205921
- Sources of funding:
-
- Statutory activity/subsidy
- Project CMOS sensor with smart grid of pixels of layered structure for fast acquisition and simultaneous extraction of information from image
- Verified by:
- Gdańsk University of Technology
seen 140 times