FPGA realization of the high-speed residue-to-binary converter based on the Chinese Remainder Theorem - Publication - Bridge of Knowledge

Search

FPGA realization of the high-speed residue-to-binary converter based on the Chinese Remainder Theorem

Cite as

Full text

full text is not available in portal

Details

Category:
Conference activity
Type:
publikacja w wydawnictwie zbiorowym recenzowanym (także w materiałach konferencyjnych)
Title of issue:
Transactions on Computer Applications in Electrical Engineering, Poznan, April 20-22, 2009 strony 205 - 206
Language:
English
Publication year:
2009
Bibliographic description:
Czyżak M., Smyk R.: FPGA realization of the high-speed residue-to-binary converter based on the Chinese Remainder Theorem// Transactions on Computer Applications in Electrical Engineering, Poznan, April 20-22, 2009/ ed. ed. R. Nawrowski. - Institute of Electrical Engineering and Electronics, Poznan University of Technology. Poznań: Poznań University of Technology, 2009, s.205-206
Verified by:
Gdańsk University of Technology

seen 57 times

Meta Tags