FPGA computation of magnitude of complex numbers using modified CORDIC algorithm

Maciej Czyżak; Robert Smyk

FPGA computation of magnitude of complex numbers using modified CORDIC algorithm

Abstract

In this work we present computation of the magnitude of complex numbers using a modified version of the CORDIC algorithm that uses only five iterations. The relationship between the computation error and the number of CORDIC iterations are presented for floating-point and integer arithmetics. The proposed modification of CORDIC for integer arithmetic relies upon the introduction of correction once basic computations are performed in order to reduce the maximum error. The correction value is derived using the coordinate and magnitude values obtained after the fifth iteration. The correction allows to reduce the maximum error by about 79%. The exemplary FPGA implementation of the modified algorithm is also presented.

Authors (2)

Cite as

Full text

download paper

downloaded 13 times

Publication version: Accepted or Published Version
License: open in new tab

full content of the article see on external site open in new tab

Keywords

MAGNITUDE OF COMPLEX NUMBER, CORDIC, FPGA

Details

Category:: Articles
Type:: artykuły w czasopismach recenzowanych i innych wydawnictwach ciągłych
Published in:: Zeszyty Naukowe Wydziału Elektrotechniki i Automatyki Politechniki Gdańskiej pages 35 - 38,
ISSN: 1425-5766
Language:: English
Publication year:: 2015
Bibliographic description:: Czyżak M., Smyk R.: FPGA computation of magnitude of complex numbers using modified CORDIC algorithm// Zeszyty Naukowe Wydziału Elektrotechniki i Automatyki Politechniki Gdańskiej. -., nr. 47 (2015), s.35-38
Verified by:: Gdańsk University of Technology