Search results for: COPROCESSORS

• Paweł Czarnul dr hab. inż.

  People

  Dział Usług Chmurowych, Faculty of Electronics, Telecommunications and Informatics, Department of Computer Architecture

  Paweł Czarnul obtained a D.Sc. degree in computer science in 2015, a Ph.D. in computer science granted by a council at the Faculty of Electronics, Telecommunications and Informatics, Gdansk University of Technology in 2003. His research interests include:parallel and distributed processing including clusters, accelerators, coprocessors; distributed information systems; architectures of distributed systems; programming mobile devices....

• Parallel Programming for Modern High Performance Computing Systems

  Publication

  • P. Czarnul

  - Year 2018

  In view of the growing presence and popularity of multicore and manycore processors, accelerators, and coprocessors, as well as clusters using such computing devices, the development of efficient parallel applications has become a key challenge to be able to exploit the performance of such systems. This book covers the scope of parallel programming for modern high performance computing systems. It first discusses selected and...

  Full text to download in external service

• Open-Source Coprocessor for Integer Multiple Precision Arithmetic

  Publication

  • K. Rudnicki
  • T. Stefański
  • W. Żebrowski

  - Electronics - Year 2020

  This paper presents an open-source digital circuit of the coprocessor for an integer multiple-precision arithmetic (MPA). The purpose of this coprocessor is to support a central processing unit (CPU) by offloading computations requiring integer precision higher than 32/64 bits. The coprocessor is developed using the very high speed integrated circuit hardware description language (VHDL) as an intellectual property (IP) core. Therefore,...

  Full text available to download

• Verification and Benchmarking in MPA Coprocessor Design Process

  Publication

  • T. Stefański
  • K. Rudnicki
  • W. Żebrowski

  - Year 2022

  This paper presents verification and benchmarking required for the development of a coprocessor digital circuit for integer multiple-precision arithmetic (MPA). Its code is developed, with the use of very high speed integrated circuit hardware description language (VHDL), as an intellectual property core. Therefore, it can be used by a final user within their own computing system based on field-programmable gate arrays (FPGAs)....

  Full text to download in external service