Verification and Benchmarking in MPA Coprocessor Design Process - Publikacja - MOST Wiedzy

Wyszukiwarka

Verification and Benchmarking in MPA Coprocessor Design Process

Abstrakt

This paper presents verification and benchmarking required for the development of a coprocessor digital circuit for integer multiple-precision arithmetic (MPA). Its code is developed, with the use of very high speed integrated circuit hardware description language (VHDL), as an intellectual property core. Therefore, it can be used by a final user within their own computing system based on field-programmable gate arrays (FPGAs). The coprocessor is still under development and its open-source code is available on the Internet, based on the Mozilla Public License. Therefore, verification and benchmarking of the coprocessor code are vitally important issues as the sources are continually downloaded by users all over the world. In this contribution, we present software tools developed as a part of the system, allowing for detection of errors in the coprocessor code as well as for execution of its benchmarking tests. The research conclusion is that, without well-designed verification and benchmarking software tools, the development of any advanced digital circuit, such as a coprocessor, is actually impossible in realistic time. It stems from the fact that 60% of the project repository include hardware-description codes, whereas the rest of the codes support correct development of the project, i.e., verification and benchmarking in the design process.

Cytowania

  • 0

    CrossRef

  • 0

    Web of Science

  • 0

    Scopus

Autorzy (3)

Cytuj jako

Pełna treść

pełna treść publikacji nie jest dostępna w portalu

Słowa kluczowe

Informacje szczegółowe

Kategoria:
Publikacja monograficzna
Typ:
rozdział, artykuł w książce - dziele zbiorowym /podręczniku w języku o zasięgu międzynarodowym
Tytuł wydania:
Intelligent and Safe Computer Systems in Control and Diagnostics strony 266 - 277
Język:
angielski
Rok wydania:
2022
Opis bibliograficzny:
Stefański T., Rudnicki K., Żebrowski W.: Verification and Benchmarking in MPA Coprocessor Design Process// Intelligent and Safe Computer Systems in Control and Diagnostics/ : , 2023, s.266-277
DOI:
Cyfrowy identyfikator dokumentu elektronicznego (otwiera się w nowej karcie) 10.1007/978-3-031-16159-9_22
Źródła finansowania:
  • Publikacja bezkosztowa
Weryfikacja:
Politechnika Gdańska

wyświetlono 107 razy

Publikacje, które mogą cię zainteresować

Meta Tagi