Search
Abstract
In this letter, the field-programmable-gate-array accelerated implementation of matrix-assembly phase of the method of moments (MoM) is presented. The solution is based on a discretization of the frequency-domain mixed potential integral equation using the Rao-Wilton-Glisson basis functions and their extension to wire-to-surface junctions. To take advantage of the given hardware resources (i.e., Xilinx Alveo U200 accelerator card), nine independent processing paths/runtime efficient compute units are developed and synthesized. Numerical results provided for a quadrifilar spiral antenna mounted on a conductive handset box show that the proposed parallelization scheme performs 9.53× faster than a traditional (i.e., serial) central processing unit (CPU) MoM implementation, and about 1.67× faster than a parallel six-core CPU MoM implementation.
Citations
-
1
CrossRef
-
0
Web of Science
-
1
Scopus
Authors (3)
-
Tomasz Topa
-
Artur Noga
Cite as
Full text
full text is not available in portal
Keywords
Details
- Category:
- Articles
- Type:
- artykuły w czasopismach
- Published in:
-
IEEE Antennas and Wireless Propagation Letters
no. 21,
pages 1847 - 1851,
ISSN: 1536-1225 - Language:
- English
- Publication year:
- 2022
- Bibliographic description:
- Topa T., Noga A., Stefański T.: FPGA Acceleration of Matrix-Assembly Phase of RWG-Based MoM// IEEE Antennas and Wireless Propagation Letters -Vol. 21,iss. 9 (2022), s.1847-1851
- DOI:
- Digital Object Identifier (open in new tab) 10.1109/lawp.2022.3183168
- Sources of funding:
-
- COST_FREE
- Verified by:
- Gdańsk University of Technology
seen 99 times
Recommended for you
Acceleration of Electromagnetic Simulations on Reconfigurable FPGA Card
- T. Topa,
- A. Noga,
- T. Stefański
Implementation of Coprocessor for Integer Multiple Precision Arithmetic on Zynq Ultrascale+ MPSoC
- T. Stefański,
- K. Rudnicki,
- W. Żebrowski
Routing Method for Interplanetary Satellite Communication in IoT Networks Based on IPv6
- P. Dobrowolski,
- G. Debita,
- P. Falkowski-Gilski
Open-Source Coprocessor for Integer Multiple Precision Arithmetic
- K. Rudnicki,
- T. Stefański,
- W. Żebrowski