Search
Abstract
In this paper, we present a digital circuit of arithmetic unit implementing addition and subtraction operations in multiple-precision arithmetic (MPA). This adder-subtractor unit is a part of MPA coprocessor supporting and offloading the central processing unit (CPU) in computations requiring precision higher than 32/64 bits. Although addition and subtraction operations of two n-digit numbers require O(n) operations, the efficient implementation of these operations can provide valuable time-savings for the MPA coprocessor. Furthermore, MPA numbers are usually stored with the use of the sign-magnitude representation which is not so straightforward for addition/subtraction implementation as the two's complement representation. Our adder-subtractor unit is implemented using the very high speed integrated circuit hardware description language (VHDL) and benchmarked on Xilinx Artix-7 FPGA. The developed digital circuit of the MPA adder-subtractor works with integer numbers of precision varying in the range between 64 bits and 32 kbits with the limb size set to 64 bits. It can currently work with the clock frequency exceeding 450 MHz. For the developed implementation, the addition of two k-limb numbers takes 33+k clock cycles. Hence, the developed coprocessor is 1.7 times faster than a single core of modern i7 processor for precision set to 32704 bits.
Citations
-
2
CrossRef
-
0
Web of Science
-
2
Scopus
Authors (2)
-
Kamil Rudnicki dr
Cite as
Full text
full text is not available in portal
Keywords
Details
- Category:
- Conference activity
- Type:
- publikacja w wydawnictwie zbiorowym recenzowanym (także w materiałach konferencyjnych)
- Title of issue:
- 2019 MIXDES - 26th International Conference "Mixed Design of Integrated Circuits and Systems" strony 231 - 235
- Language:
- English
- Publication year:
- 2019
- Bibliographic description:
- Rudnicki K., Stefański T.: Implementation of Addition and Subtraction Operations in Multiple Precision Arithmetic// 2019 MIXDES - 26th International Conference "Mixed Design of Integrated Circuits and Systems"/ : , 2019, s.231-235
- DOI:
- Digital Object Identifier (open in new tab) 10.23919/mixdes.2019.8787156
- Verified by:
- Gdańsk University of Technology
seen 134 times
Recommended for you
Open-Source Coprocessor for Integer Multiple Precision Arithmetic
- K. Rudnicki,
- T. Stefański,
- W. Żebrowski
Implementation of Coprocessor for Integer Multiple Precision Arithmetic on Zynq Ultrascale+ MPSoC
- T. Stefański,
- K. Rudnicki,
- W. Żebrowski