Nie znaleźliśmy wyników w zadanych kryteriach!
Ale mamy wyniki w innych katalogach.Filtry
wszystkich: 4126
-
Katalog
- Publikacje 3388 wyników po odfiltrowaniu
- Czasopisma 1 wyników po odfiltrowaniu
- Konferencje 2 wyników po odfiltrowaniu
- Osoby 55 wyników po odfiltrowaniu
- Projekty 1 wyników po odfiltrowaniu
- Laboratoria 1 wyników po odfiltrowaniu
- Kursy Online 37 wyników po odfiltrowaniu
- Wydarzenia 1 wyników po odfiltrowaniu
- Dane Badawcze 640 wyników po odfiltrowaniu
wyświetlamy 1000 najlepszych wyników Pomoc
Wyniki wyszukiwania dla: FOUR LEVEL CONVERTER
-
Four level inverter's DC bus voltage balancing with 3-terminal DAB converter
Publikacja—Multilevel inverters become more and more popular, especially in the medium or high voltage and high power applications. Unfortunately, some of inverter topologies require additional DC bus voltage balancing systems. This paper presents a novel approach to such systems, which is based on a multiple terminal DAB converter. Along with the voltage balancing function the proposed solution enables the connection of energy storage devices...
-
Four Level Diode-Clamped Back-To-Back Converter with Active DC Link Voltage Control
PublikacjaThis article presents the design and control of 4L-DC back-to-back converter. To solve the DC link voltage balancing problem in four-level converter a new three-level double chopper topology based on PO-PWM modulation was designed and successfully tested. Also, the paper describes two phase space vector pulse width modulation 2P-SVPWM based on the shape function of finite elements. The control structure with modified Dead-Beat...
-
HIGH LEVEL SYNTHESIS IN FPGA OF TCS/RNS CONVERTER
PublikacjaThe work presents the design process of the TCS/RNS (two's complement–to– residue) converter in Xilinx FPGA with the use of HLS approach. This new approach allows for the design of dedicated FPGA circuits using high level languages such as C++ language. Such approach replaces, to some extent, much more tedious design with VHDL or Verilog and facilitates the design process. The algorithm realized by the given hardware circuit is...
-
RNS/TCS CONVERTER DESIGN USING HIGH-LEVEL SYNTHESIS IN FPGA
PublikacjaAn experimental high-level synthesis (HLS) of the residue number system (RNS) to two’s-complement system (TCS) converter in the Vivado Xilinx FPGA environment is shown. The assumed approach makes use of the Chinese Remainder Theorem I (CRT I). The HLS simplifies and accelerates the design and implementation process, moreover the HLS synthesized architecture requires less hardware by about 20% but the operational frequency is smaller...
-
Small power laboratory model and high power prototype of the four-level VSI
Publikacja -
The Influence of Noise Level on the Value of Uncertainty in a Measurement System Containing an Analog-to-Digital Converter
Publikacja -
Neutral point balancing technique for 3-level neutral point clamped converter with servo system
PublikacjaNeutral point voltage drift compensation technique in 3-level NPC multilevel converter and servo system is described in the paper. Analytical expressions are obtained for power subsystem elements parameters of servo drive system. Simulation of servo system, based on PMSM motor with 3-level NPC converter is considered.
-
Hybrid stepless distribution transformer with four-quadrant AC/DC/AC converter at low voltage side - simulation tests
PublikacjaThe article presents the work of the stepless hybrid distribution transformer (HT), as an alternative to the so far applied Automatic Voltage Regulator (AVR) solutions, used to control the voltage in the power system in terms of the fundamental harmonic. The HT is a combination of a conventional distribution transformer and an AC/DC/AC converter connected in series with the transformers secondary winding. In the work the basic...
-
Power Surge Compensator based on a Four Level Diode Clamped Inverter for ship application. Average model
PublikacjaPaper presents continuous average value model of Power Surge Compensator based on a Four Level Diode Clamped Inverter with super capacitor as a energy storage device. This conditioner is design for power surge or fluctuation elimination, by compensating it with energy stored in ESD. Continuous average value model of multilevel S-PWM has been presented also. Summary of raised problem is a simulation model made in PowerSim Psim 8...
-
Power Surge Compensator based on a Four Level Diode Clamped Inverter for ship application. Average model
Publikacja