Rapid multi-objective design of integrated on-chip inductors by means of Pareto front exploration and design extrapolation - Publikacja - MOST Wiedzy

Twoje konto

zaloguj

Wyszukiwarka

Rapid multi-objective design of integrated on-chip inductors by means of Pareto front exploration and design extrapolation

Abstrakt

Identification of the best trade-offs between conflicting design objectives allows for making educated design decisions as well as assessing suitability of a given component or circuit for a specific application. In case of inductors, the typical objectives include maximization of the quality factor and minimization of the layout area, as well as maintaining a required inductance at a given operating frequency. This work demonstrates low-cost multi-objective design optimization of integrated inductors. The primary technique utilized here is a point-by-point Pareto front exploration where subsequent Pareto-optimal designs are obtained by moving along the front using local search methods. Considerable reduction of the design cost is achieved by extrapolating inductor dimensions at the subsequent optimal point, based on already available data as well as size constraints. The proposed methodology is verified using two examples of spiral inductors implemented in 65-nm CMOS technology. Comparisons with point-by-point optimization without extrapolation are also provided.

Cytowania

  • 7

    CrossRef

  • 0

    Web of Science

  • 7

    Scopus

Autorzy (2)

Cytuj jako

Pełna treść

pełna treść publikacji nie jest dostępna w portalu

Słowa kluczowe

Informacje szczegółowe

Kategoria:
Publikacja w czasopiśmie
Typ:
artykuły w czasopismach
Opublikowano w:
JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS nr 33, strony 1416 - 1426,
ISSN: 0920-5071
Język:
angielski
Rok wydania:
2019
Opis bibliograficzny:
Kozieł S., Kurgan P.: Rapid multi-objective design of integrated on-chip inductors by means of Pareto front exploration and design extrapolation// JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS -Vol. 33,iss. 11 (2019), s.1416-1426
DOI:
Cyfrowy identyfikator dokumentu elektronicznego (otwiera się w nowej karcie) 10.1080/09205071.2019.1610504
Weryfikacja:
Politechnika Gdańska

wyświetlono 94 razy

Publikacje, które mogą cię zainteresować

Efficient Surrogate Modeling and Design Optimization of Compact Integrated On-Chip Inductors Based on Multi-Fidelity EM Simulation Models

2021

Low-cost multi-criterial design optimization of compact microwave passives using constrained surrogates and dimensionality reduction

2021

Low-cost multi-objective design of compact microwave structures using domain patching

2016

Recent Advances in Accelerated Multi-Objective Design of High-Frequency Structures using Knowledge-Based Constrained Modeling Approach

2021
Meta Tagi