High-Efficiency Switched-Capacitor Multilevel Inverter Topology with Lower Number of Switching Components
Abstrakt
Increasing the output voltage of sources such as photovoltaic (PV), fuel cells, and battery storage devices requires a boost action. The proposed switched capacitor multilevel inverter (SCMLI) topology incorporates nine power semiconductor switches, a dual DC voltage source, and a single capacitor, capable of generating a nine-level output voltage with dual voltage gain. Additional features of the proposed SCMLI topology include self-voltage balancing of the capacitor without the need for any additional circuitry, reduced voltage stress across the switches, and an inherent capability for polarity reversal. Furthermore, the topology eliminates the need for bulky components like inductors, leading to a compact and cost-effective design. The performance of the proposed SCMLI is investigated through numerous simulation results under various operating conditions using PLECS software and validated using a laboratory prototype setup. The proposed SCMLI topology is further analyzed by integrating a solar PV system with a maximum power point tracking (MPPT) algorithm to ensure optimal power extraction. The system demonstrates excellent output voltage quality with low total harmonic distortion (THD), meeting the stringent requirements for power conversion in renewable energy applications. An efficiency of 96.3% is achieved at the rated power of 0.9 kW, confirming its potential for high-performance and sustainable energy conversion.
Cytowania
-
0
CrossRef
-
0
Web of Science
-
0
Scopus
Autorzy (3)
Cytuj jako
Pełna treść
pełna treść publikacji nie jest dostępna w portalu
Słowa kluczowe
Informacje szczegółowe
- Kategoria:
- Publikacja w czasopiśmie
- Typ:
- artykuły w czasopismach
- Opublikowano w:
-
IEEE Access
nr 13,
strony 84941 - 84953,
ISSN: 2169-3536 - Język:
- angielski
- Rok wydania:
- 2025
- Opis bibliograficzny:
- Iqbal A., Awadelseed A., Guziński J.: High-Efficiency Switched-Capacitor Multilevel Inverter Topology with Lower Number of Switching Components// IEEE Access -,iss. 13 (2025), s.84941-84953
- DOI:
- Cyfrowy identyfikator dokumentu elektronicznego (otwiera się w nowej karcie) 10.1109/access.2025.3569148
- Źródła finansowania:
-
- Działalność statutowa/subwencja
- Weryfikacja:
- Politechnika Gdańska
wyświetlono 0 razy
Publikacje, które mogą cię zainteresować
Four level inverter's DC bus voltage balancing with 3-terminal DAB converter
- M. Grabarek,
- R. Strzelecki,
- V. Tomasov
- + 1 autorów
Single-Phase Dual Ground 7L Inverter Topology with Reduced Component Count and Stress
- A. Iqbal,
- J. S. M,
- G. Np
- + 1 autorów
Design and experimental validation of a single-stage PV string inverter with optimal number of interleaved buck-boost cells.
- A. Fesenko,
- O. Matiushkin,
- O. Husev
- + 3 autorów