Wyszukiwarka
Pipelined division of signed numbers with the use of residue arithmetic for small number range with the programmable gate array
Abstrakt
In this work an architecture of the pipelined signed residue divider for the small number range is presented. Its operation is based on reciprocal calculation and multiplication by the dividend. The divisor in the signed binary form is used to compute the approximated reciprocal in the residue form by the table look-up. In order to limit the look-up table address an algorithm based on segmentation of the divisor into two segments is used. The approximate reciprocal transformed to the residue representation with the proper sign is stored in the look-up tables. During operation it is multiplied by the dividend in the residue form and subsequently scaled. The pipelined realization of the divider in the FPGA environment is also shown.
Cytuj jako
Pełna treść
pełna treść publikacji nie jest dostępna w portalu
Słowa kluczowe
Informacje szczegółowe
- Kategoria:
- Publikacja w czasopiśmie
- Typ:
- artykuły w czasopismach recenzowanych i innych wydawnictwach ciągłych
- Opublikowano w:
-
Poznan University of Technology Academic Journals. Electrical Engineering
strony 117 - 126,
ISSN: 1897-0737 - Język:
- angielski
- Rok wydania:
- 2013
- Opis bibliograficzny:
- Czyżak M., Smyk R.: Pipelined division of signed numbers with the use of residue arithmetic for small number range with the programmable gate array// Poznan University of Technology Academic Journals. Electrical Engineering. -., nr. 76 (2013), s.117-126
- Weryfikacja:
- Politechnika Gdańska
wyświetlono 72 razy