Pipelined division of signed numbers with the use of residue arithmetic in FPGA - Publikacja - MOST Wiedzy

Wyszukiwarka

Pipelined division of signed numbers with the use of residue arithmetic in FPGA

Abstrakt

An architecture of a pipelined signed residue divider for small number ranges is presented. The divider makes use of the multiplicative division algorithm where initially the reciprocal of the divisor is calculated and subsequently multiplied by the dividend. The divisor represented in the signed binary form is used to compute the approximated reciprocal in the residue form by the table look-up. In order to reduce the needed length of the look-up table address, a reciprocal computation algorithm based on segmentation of the divisor into two segments is used. The signed approximate reciprocal, transformed to the residue representation, is stored in look-up tables division and multiplied by the dividend in the residue form. The obtained quotient is scaled. The pipelined realization of the divider in the FPGA environment is also shown.

Cytuj jako

Pełna treść

pełna treść publikacji nie jest dostępna w portalu

Słowa kluczowe

Informacje szczegółowe

Kategoria:
Publikacja w czasopiśmie
Typ:
artykuły w czasopismach recenzowanych i innych wydawnictwach ciągłych
Opublikowano w:
Computer Applications in Electrical Engineering nr 11, strony 455 - 464,
ISSN: 1508-4248
Język:
angielski
Rok wydania:
2013
Opis bibliograficzny:
Czyżak M., Smyk R., Ulman Z.: Pipelined division of signed numbers with the use of residue arithmetic in FPGA// Computer Applications in Electrical Engineering. -Vol. 11., (2013), s.455-464
Weryfikacja:
Politechnika Gdańska

wyświetlono 86 razy

Publikacje, które mogą cię zainteresować

Meta Tagi