Nie znaleźliśmy wyników w zadanych kryteriach!
Ale mamy wyniki w innych katalogach.Filtry
wszystkich: 4555
-
Katalog
- Publikacje 3819 wyników po odfiltrowaniu
- Czasopisma 35 wyników po odfiltrowaniu
- Konferencje 28 wyników po odfiltrowaniu
- Osoby 63 wyników po odfiltrowaniu
- Projekty 3 wyników po odfiltrowaniu
- Laboratoria 1 wyników po odfiltrowaniu
- Kursy Online 52 wyników po odfiltrowaniu
- Wydarzenia 1 wyników po odfiltrowaniu
- Dane Badawcze 553 wyników po odfiltrowaniu
wyświetlamy 1000 najlepszych wyników Pomoc
Wyniki wyszukiwania dla: TRANSISTOR-LEVEL SIMULATION
-
Mechanical-Level Hardware-In-The-Loop and Simulation in Validation Testing of Prototype Tower Crane Drives
PublikacjaIn this paper, the static and dynamic simulations, and mechanical-level Hardware-In-the-Loop (MHIL) laboratory testing methodology of prototype drive systems with energy-saving permanent-magnet electric motors, intended for use in modern construction cranes is proposed and described. This research was aimed at designing and constructing a new type of tower crane by Krupiński Cranes Company. The described research stage was necessary...
-
Long-term Hindcast Simulation of Currents, Sea Level, Water Temperature and Salinity in the Baltic Sea
PublikacjaThis dataset contains the results of numerical modelling of currents, sea level, water temperature and salinity over a period of 50 years (1958–2007) in the Baltic Sea. A long-term hindcast simulation was performed using a three-dimensional hydrodynamic model (PM3D) based on the Princeton Ocean Model (POM). The spatial resolution was 3 nautical miles, i.e. about 5.5 km. Currents, water temperature, and salinity were recorded...
-
Size effect at aggregate level in microCT scans and DEM simulation – Splitting tensile test of concrete
PublikacjaThe paper describes an experimental and numerical study of size effect on concrete cylindrical specimens in splitting tensile test. Own experimental campaign was performed on specimens with 5 various diameters from D = 74, 105, 150, 192 and 250 mm with hardboard loading strips (distributed load according to standard methods) scaled proportionally to the specimen diameter. The crack opening-control system was applied to obtain the...
-
Accelerated simulation-driven design optimisation of compact couplers by means of two-level space mapping
PublikacjaIn this study, the authors discuss a robust and efficient technique for rapid design of compact couplers. The approach exploits two-level space mapping (SM) correction of an equivalent circuit model of the coupler structure under design. The first SM layer (local correction) is utilised to ensure good matching between the equivalent circuit and the electromagnetic model at the component level. Subsequent global correction allows...
-
Long-term hindcast simulation of sea level in the Baltic Sea
Dane BadawczeThe dataset contains the results of numerical modelling of sea level fluctuations over a period of 50 years (1958-2007) in the Baltic Sea. A long-term hindcast simulation was performed using a three-dimensional hydrodynamic model PM3D (Kowalewski and Kowalewska-Kalkowska, 2017), a new version of the M3D model (Kowalewski, 1997). The hydrodynamic model...
-
Electrical characteristics simulation of top-gated graphene field-effect transistor (GFET) with 10 μm x 10 μm graphene channel
Dane BadawczeThe presented data set is part of the research on graphene field-effect transistor (GFET) modelling. The calculations were performed with the use of GFET Tool program (https://nanohub.org/resources/gfettool DOI: 10.4231/D3QF8JK5T), which enabled simulation of the drain current (Id) vs. drain voltage (Vd) characteristics for different gate voltages (Vg)...
-
Electrical characteristics simulation of top-gated graphene field-effect transistor (GFET) with 10 μm x 3 μm graphene channel
Dane BadawczeThe presented data set is part of the research on graphene field-effect transistor (GFET) modelling. The calculations were performed with the use of GFET Tool program (https://nanohub.org/resources/gfettool DOI: 10.4231/D3QF8JK5T), which enabled simulation of the drain current (Id) vs. drain voltage (Vd) characteristics for different gate voltages (Vg)...
-
A Perspective on Fast-SPICE Simulation Technology
PublikacjaThis chapter presents an introduction to the area of accelerated transistor-level (‘fast-SPICE’) simulation for automated verification and characterization of integrated circuits (ICs) from technologist’s perspective. It starts with outlining goals, expectations and typical usage models for fast-SPICE simulators, stressing how they differ from regular SPICE tools. It continues with presenting and classifying core technologies typically...
-
Accurate electrothermal modelling of high frequency DC-DC converters with discrete IGBTs in PLECS software
PublikacjaIn the paper, a novel, improved method of the IGBT junction temperature computations in the PLECS simulation software is presented. The developed method aims at accuracy of the junction temperature computations in PLECS by utilising a more sophisticated model of transistor losses, and by taking into account variability of transistor thermal resistance as a function of its temperature. A detailed description of the proposed method,...
-
Accurate Computation of IGBT Junction Temperature in PLECS
PublikacjaIn the article, a new method to improve the accuracy of the insulated-gate bipolar transistor (IGBT) junction temperature computations in the piecewise linear electrical circuit simulation (PLECS) software is proposed and described in detail. This method allows computing the IGBT junction temperature using a nonlinear compact thermal model of this device in PLECS. In the method, a nonlinear compact thermal model of the IGBT is...