Wyniki wyszukiwania dla: FPGA - MOST Wiedzy

Wyszukiwarka

Wyniki wyszukiwania dla: FPGA

Wyniki wyszukiwania dla: FPGA

  • HILS for the Design of Three-Wheeled Mobile Platform Motion Surveillance System with a Use of Energy Performance Index

    Publikacja

    - Solid State Phenomena - Rok 2013

    Current tendency in mechatronic design requires the use of comprehensive development of an environment, which gives the possibility to prototype, design, simulate and integrate with dedicated hardware. The paper discusses the Hardware-In-the-Loop Simulations (HILS) mechatronic technique, used during the design of the surveillance system based on energy performance index. The presented test configuration (physical controller – emulated...

    Pełny tekst do pobrania w serwisie zewnętrznym

  • Multi-core processing system for real-time image processing in embedded computer vision applications

    Publikacja

    W artykule opisano architekturę wielordzeniowego programowalnego systemu do przetwarzania obrazów w czasie rzeczywistym. Dane obrazu są przetwarzane równocześnie przez wszystkie procesory. System umożliwia niskopoziomowe przetwarzanie obrazów,np. odejmowanie tła, wykrywanie obiektów ruchomych, transformacje geometryczne, indeksowanie wykrytych obiektów, ocena ich kształtu oraz podstawowa analiza trajektorii ruchu. Ang:This paper...

  • Digital structures for high-speed signal processing

    Publikacja

    - Rok 2013

    The work covers several issues of realization of digital structures for pipelined processing of real and complex signals with the use of binary arithmetic and residue arithmetic. Basic rules of performing operations in residue arithmetic are presented along with selected residue number systems for processing of complex signals and computation of convolution. Subsequently, methods of conversion of numbers from weighted systems to...

  • Implementation of Addition and Subtraction Operations in Multiple Precision Arithmetic

    Publikacja

    - Rok 2019

    In this paper, we present a digital circuit of arithmetic unit implementing addition and subtraction operations in multiple-precision arithmetic (MPA). This adder-subtractor unit is a part of MPA coprocessor supporting and offloading the central processing unit (CPU) in computations requiring precision higher than 32/64 bits. Although addition and subtraction operations of two n-digit numbers require O(n) operations, the efficient...

    Pełny tekst do pobrania w serwisie zewnętrznym

  • Radar with rotary head

    Publikacja
    • K. Zubiel

    - Rok 2018

    Nowadays usage of radars is no longer reserved only for the military purpose. It finds many applications in various areas of science and industry. It may be used in order to obtain extended information about the state of critical infrastructure, like shipyards or petrochemical plants. Furthermore, it may be applied in vision denied environments. The aim of this project...

    Pełny tekst do pobrania w portalu

  • Tomasz Mazurkiewicz

    Osoby

  • Pipelined Two-Operand Modular Adders

    Pipelined two-operand modular adder (TOMA) is one of basic components used in digital signal processing (DSP) systems that use the residue number system (RNS). Such modular adders are used in binary/residue and residue/binary converters, residue multipliers and scalers as well as within residue processing channels. The structure of pipelined TOMAs is usually obtained by inserting an appropriate number of pipeline register layers within...

    Pełny tekst do pobrania w portalu

  • Routing Method for Interplanetary Satellite Communication in IoT Networks Based on IPv6

    Publikacja

    - Rok 2023

    The matter of interplanetary network (IPN) connection is a complex and sophisticated topic. Space missions are aimed inter alia at studying the outer planets of our solar system. Data transmission itself, as well as receiving data from satellites located on the borders of the solar system, was only possible thanks to the use of powerful deep space network (DSN) receivers, located in various places on the surface of the Earth. In...

    Pełny tekst do pobrania w serwisie zewnętrznym

  • Scaling of numbers in residue arithmetic with the flexible selection of scaling factor

    A scaling technique of numbers in resudue arithmetic with the flexible selection of the scaling factor is presented. The required scaling factor can be selected from the set of moduli products of the Residue Number System (RNS) base. By permutation of moduli of the number system base it is possible to create many auxilliary Mixed-Radix Systems associated with the given RNS with respect to the base, but they have different sets...

  • Adeel Mirza

    Osoby