Wyszukiwarka
Filtry
wszystkich: 71
wybranych: 64
Wyniki wyszukiwania dla: CMOS INTEGRATED CIRCUITS , INDUCTORS , INTERPOLATION , PARETO OPTIMISATION
-
Rapid multi-objective design of integrated on-chip inductors by means of Pareto front exploration and design extrapolation
PublikacjaIdentification of the best trade-offs between conflicting design objectives allows for making educated design decisions as well as assessing suitability of a given component or circuit for a specific application. In case of inductors, the typical objectives include maximization of the quality factor and minimization of the layout area, as well as maintaining a required inductance at a given operating frequency. This work demonstrates...
-
Expedite EM-driven generation of Pareto-optimal trade-off curves for variable-turn on-chip inductors
PublikacjaThis work presents a novel approach to computationally efficient Pareto front identification for variable-turn on-chip inductors. The final outcome is a set of solutions that correspond to the best trade-offs between conflicting design objectives. Here, we consider minimising inductor area and, simultaneously, maximising its quality factor, while maintaining a specified inductance value at a given operating frequency. As opposed...
-
Efficient Surrogate Modeling and Design Optimization of Compact Integrated On-Chip Inductors Based on Multi-Fidelity EM Simulation Models
PublikacjaHigh-performance and small-size on-chip inductors play a critical role in contemporary radio-frequency integrated circuits. This work presents a reliable surrogate modeling technique combining low-fidelity EM simulation models, response surface approximations based on kriging interpolation, and space mapping technology. The reported method is useful for the development of broadband and highly accurate data-driven models of integrated...
-
Constrained multi-objective optimization of compact microwave circuits by design triangulation and pareto front interpolation
PublikacjaDevelopment of microwave components is an inherently multi-objective task. This is especially pertinent to the design closure stage, i.e., final adjustment of geometry and/or material parameters carried out to improve the electrical performance of the system. The design goals are often conflicting so that the improvement of one normally leads to a degradation of others. Compact microwave passives constitute a representative case:...
-
Low-Power Receivers for Wireless Capacitive Coupling Transmission in 3-D-Integrated Massively Parallel CMOS Imager
PublikacjaThe paper presents pixel receivers for massively parallel transmission of video signal between capacitive coupled integrated circuits (ICs). The receivers meet the key requirements for massively parallel transmission, namely low-power consumption below a single μW, small area of less than 205 μm2, high sensitivity better than 160 mV, and good immunity to crosstalk. The receivers were implemented and measured in a 3-D IC (two face-to-face...
-
Tunable broadband integrated circuits for adaptive optical interconnects
Publikacja -
A Comprehensive Survey on Antennas On-Chip Based on Metamaterial, Metasurface, and Substrate Integrated Waveguide Principles for Millimeter-Waves and Terahertz Integrated Circuits and Systems
PublikacjaAntennas on-chip are a particular type of radiating elements valued for their small footprint. They are most commonly integrated in circuit boards to electromagnetically interface free space, which is necessary for wireless communications. Antennas on-chip radiate and receive electromagnetic (EM) energy as any conventional antennas, but what distinguishes them is their miniaturized size. This means they can be integrated inside...
-
Reducing average and peak temperatures of VLSI CMOS circuits by means of evolutionary algorithm applied to high level synthesis.
PublikacjaW pracy przedstawiono adaptacyjny algorytm ewolucyjny zastosowany do syntezy wysokiego poziomu układów cyfrowych CMOS w celu zredukowania pobieranej przez nie mocy. Prowadzi to do redukcji szczytowej i średniej temperatury układu scalonego. Dzięki temu uzyskuje się wzrost niezawodności projektowanych układów scalonych.
-
Design and optimisation of combinational digital circuits using modified evolutionary algorithm.Projektowanie i optymalizacja kombinacyjnych układów cyfrowych przy użyciu zmodyfikowanego algorytmu ewolucyjnego.
PublikacjaW pracy przedstawiono możliwości projektowania i optymalizacji układów kombinacyjnych przy użyciu zmodyfikowanych algorytmów ewolucyjnych. Modyfikacja algorytmów polega na wprowadzeniu chromosomów wielowarstwowych i operatorów działających na nich. Wyniki projektowania czterech układów kombinacyjnych uzyskanych uzyskane tą metodą porównano z następującymi metodami opisanymi w literaturze jak: Mapy Karnaugh, metoda Quine-McCluskey...
-
A nine-input 1.25 mW, 34 ns CMOS analog median filter for image processing in real time
PublikacjaIn this paper an analog voltage-mode median filter, which operates on a 3 × 3 kernel is presented. The filter is implemented in a 0.35 μm CMOS technology. The proposed solution is based on voltage comparators and a bubble sort configuration. As a result, a fast (34 ns) time response with low power consumption (1.25 mW for 3.3 V) is achieved. The key advantage of the configuration is relatively high accuracy of signal processing,...
-
Characteristics of an image sensor with early-vision processing fabricated in standard 0.35 µm CMOS technology
PublikacjaThe article presents measurement results of prototype integrated circuits for acquisition and processing of images in real time. In order to verify a new concept of circuit solutions of analogue image processors, experimental integrated circuits were fabricated. The integrated circuits, designed in a standard 0.35 µm CMOS technology, contain the image sensor and analogue processors that perform low-level convolution-based image...
-
Multi-fidelity EM simulations and constrained surrogate modelling for low-cost multi-objective design optimisation of antennas
PublikacjaIn this study, a technique for low-cost multi-objective design optimisation of antenna structures has been proposed. The proposed approach is an enhancement of a recently reported surrogate-assisted technique exploiting variable-fidelity electromagnetic (EM) simulations and auxiliary kriging interpolation surrogate, the latter utilised to produce the initial approximation of the Pareto set. A bottleneck of the procedure for higher-dimensional...
-
CMOS implementation of an analogue median filter for image processing in real time
PublikacjaAn analogue median filter, realised in a 0.35 μm CMOS technology, is presented in this paper. The key advantages of the filter are: high speed of image processing (50 frames per second), low-power operation (below 1.25 mW under 3.3 V supply) and relatively high accuracy of signal processing. The presented filter is a part of an integrated circuit for image processing (a vision chip), containing: a photo-sensor matrix, a set of...
-
Analogue CMOS ASICs in Image Processing Systems
PublikacjaIn this paper a survey of analog application specific integrated circuits (ASICs) for low-level image processing, called vision chips, is presented. Due to the specific requirements, the vision chips are designed using different architectures best suited to their functions. The main types of the vision chip architectures and their properties are presented and characterized on selected examples of prototype integrated circuits (ICs)...
-
Rapid multi-objective design optimisation of compact microwave couplers by means of physics-based surrogates
PublikacjaThe authors introduce a methodology for fast multi-objective design optimisation of miniaturised microwave couplers. The approach exploits the surrogate-based optimisation paradigm with an underlying low-fidelity model constructed from an equivalent circuit of the structure under consideration, corrected through implicit and frequency space mapping. A fast prediction tool obtained this way is subsequently optimised by a multi-objective...
-
Multi-objective Weather Routing with Customised Criteria and Constraints
PublikacjaThe paper presents a weather routing algorithm utilising a multi-objective optimisation with constraints, namely the Multi-objective Evolutionary Weather Routing Algorithm (MEWRA). In the proposed approach weather route recommendations can be made simultaneously e.g. for passage time, fuel consumption and safety of passage by means of Pareto optimisation. The sets of criteria and constraints in the optimisation process are fully...
-
A new approach to a fast and accurate design of microwave circuits with complex topologies
PublikacjaA robust simulation-driven design methodology of microwave circuits with complex topologies has been presented. The general method elaborated is suitable for a wide class of N-port unconventional microwave circuits constructed as a deviation from classic design solutions. The key idea of the approach proposed lies in an iterative redesign of a conventional circuit by a sequential modification and optimisation of its atomic building...
-
Domain segmentation for low-cost surrogate-assisted multi-objective design optimisation of antennas
PublikacjaAbstract: Information regarding the best possible design trade-offs of an antenna structure can be obtained through multiobjective optimisation (MO). Unfortunately, MO is extremely challenging if full-wave electromagnetic (EM) simulation models are used for performance evaluation. Yet, for the majority of contemporary antennas, EM analysis is the only tool that ensures reliability. This study introduces a procedure for accelerated...
-
Fast Multi-Objective Antenna Design Through Variable-Fidelity EM Simulations
PublikacjaA technique for fast multi-objective antenna optimization is introduced. A kriging interpolation surrogate constructed from sampled coarse-mesh EM simulations is utilized by multi-objective evolutionary algorithm (MOEA) to obtain the initial Pareto front approximation. The surrogate is defined in a subset of the original design space, determined by means of independently optimized individual objectives. Response correction techniques...
-
Local response surface approximations and variable-fidelity electromagnetic simulations for computationally efficient microwave design optimisation
PublikacjaIn this study, the authors propose a robust and computationally efficient algorithm for simulation-driven design optimisation of microwave structures. Our technique exploits variable-fidelity electromagnetic models of the structure under consideration. The low-fidelity model is optimised using its local response surface approximation surrogates. The high-fidelity model is refined by space mapping with polynomial interpolation of...
-
EM-Driven Multi-Objective Optimization of Antenna Structures in Multi-Dimensional Design Spaces
PublikacjaFeasible multi-objective optimization of antenna structures is presented. An initial set of Pareto optimal solutions is found using a multi-objective evolutionary algorithm (MOEA) working with a fast surrogate antenna model obtained by kriging interpolation of coarse-discretization EM simulation data. To make the surrogate construction computationally feasible in multi-dimensional design space, the space subset containing non-dominated...
-
Framework of an Evolutionary Multi-Objective Optimisation Method for Planning a Safe Trajectory for a Marine Autonomous Surface Ship
PublikacjaThis paper represents the first stage of research into a multi-objective method of planning safe trajectories for marine autonomous surface ships (MASSs) involved in encounter situations. Our method applies an evolutionary multi-objective optimisation (EMO) approach to pursue three objectives: minimisation of the risk of collision, minimisation of fuel consumption due to collision avoidance manoeuvres, and minimisation of the extra...
-
OPTIMISING RIG DESIGN FOR SAILING YACHTS WITH EVOLUTIONARY MULTIOBJECTIVE ALGORITHM
PublikacjaThe paper presents a framework for optimising a sailing yacht rig using Multi-objective Evolutionary Algorithms and for filtering obtained solutions by means of a Multi-criteria Decision Making method. A Bermuda sloop with discontinuous rig is taken under consideration as a model rig configuration. It has been decomposed into its elements and described by a set of control parameters to form a responsive model which can be used...
-
Ladder-Based Synthesis and Design of Low-Frequency Buffer-Based CMOS Filters
PublikacjaBuffer-based CMOS filters are maximally simplified circuits containing as few transistors as possible. Their applications, among others, include nano to micro watt biomedical sensors that process physiological signals of frequencies from 0.01 Hz to about 3 kHz. The order of a buffer-based filter is not greater than two. Hence, to obtain higher-order filters, a cascade of second-order filters is constructed. In this paper, a more...
-
Expedited Multi-Objective Design Optimization of Miniaturized Microwave Structures Using Physics-Based Surrogates
PublikacjaIn this paper, a methodology for fast multi-objective design optimization of compact microwave circuits is presented. Our approach exploits an equivalent circuit model of the structure under consideration, corrected through implicit and frequency space mapping, then optimized by a multi-objective evolutionary algorithm. The correction/optimization of the surrogate is iterated by design space confinement and segmentation based on...
-
Programmable Input Mode Instrumentation Amplifier Using Multiple Output Current Conveyors
PublikacjaIn this paper a programmable input mode instrumentation amplifier (IA) utilising second generation, multiple output current conveyors and transmission gates is presented. Its main advantage is the ability to choose a voltage or current mode of inputs by setting the voltage of two configuration nodes. The presented IA is prepared as an integrated circuit block to be used alone or as a sub-block in a microcontroller or in a field...
-
Certified Integrated Circuit Design Lab - obtaining the certificate and the benefits of having it
PublikacjaThis paper describes the process of establishing and maintaining a certified integrated circuit design lab. The advantages of having a certification for the lab are presented, and also how to obtain the certificate based on the example of Cadence Certified Lab at Gdansk University of Technology, Poland. Various integrated circuits designed at the lab are also briefly shown.
-
Electromagnetic-based derivation of fractional-order circuit theory
PublikacjaIn this paper, foundations of the fractional-order circuit theory are revisited. Although many papers have been devoted to fractional-order modelling of electrical circuits, there are relatively few foundations for such an approach. Therefore, we derive fractional-order lumped-element equations for capacitors, inductors and resistors, as well as Kirchhoff’s voltage and current laws using quasi-static approximations of fractional-order...
-
EVOLUTIONARY MULTI–OBJECTIVE WEATHER ROUTING OF SAILBOATS
PublikacjaThe paper presents a multi-objective method, which optimises the route of a sailboat. The presented method makes use of an evolutionary multi-objective (EMO) algorithm, which performs the optimisation according to three objective functions: total passage time, a sum of all course alterations made during the voyage and the average angle of heel. The last two of the objective functions reflect the navigator’s and passenger’s comfort,...
-
A bisection‐based heuristic for rapid EM‐driven multiobjective design of compact impedance transformers
PublikacjaDesign of microwave structures is a multiobjective task where several conflicting requirements have to be considered at the same time. For contemporary circuits characterized by complex geometries, multiobjective optimization cannot be performed using standard population‐based algorithms due to high cost of electromagnetic (EM) evaluations. In this work, we propose a deterministic approach for fast EM‐driven multiobjective design...
-
Hybrid‐mode single‐slope ADC with improved linearity and reduced conversion time for CMOS image sensors
PublikacjaIn the paper, a single‐slope analog‐to‐digital converter (ADC) for integrated CMOS image sensor applications with an improved technique of conversion has been proposed. The proposed hybrid‐mode ADC automatically uses one of the following conversion techniques: time based (i.e. PWM) or voltage based (i.e. single‐slope). During the ADC operation, the clock frequency and reference voltage are modified in order to reduce the conversion...
-
Multi-objective optimization of microwave couplers using corrected domain patching
PublikacjaPractical design of microwave components and circuits is a compromise between various, often conflicting objectives. In case of compact structures, the trade-offs are typically concerned with the circuit size and its electrical performance. Comprehensive information about the best possible trade-offs can be obtained by means of multi-objective optimization. In this paper, we propose a computationally efficient technique for identifying...
-
Highly linear CMOS triode transconductor for VHF applications
PublikacjaA high-speed, fully balanced complementary-symmetry metal-oxide-semiconductor (CMOS) triode transconductor is presented. The proposed approach exploits a pseudo-differential-pair triode configuration with a simple adaptive circuit stabilising the drain-to-source voltages of metal-oxide-semiconductor (MOS) transistors. Since no additional active circuits (apart from the resistors made of the cut-off MOS devices) and no feedback...
-
Multiobjective Aerodynamic Optimization by Variable-Fidelity Models and Response Surface Surrogates
PublikacjaA computationally efficient procedure for multiobjective design optimization with variable-fidelity models and response surface surrogates is presented. The proposed approach uses the multiobjective evolutionary algorithm that works with a fast surrogate model, obtained with kriging interpolation of the low-fidelity model data enhanced by space-mapping correction exploiting a few high-fidelity training points. The initial Pareto...
-
Large dynamic range high frequency fully differential CMOS transconductanceamplifier.
PublikacjaW pracy zaproponowano nową koncepcję układową w pełni różnicowego wzmacniacza transkonduktancyjnego CMOS o dużym zakresie dynamiki i szerokim pasmie częstotliwości. Przeprowadzone badania teoretyczne i symulacyjne potwierdziły małe zniekształcenia harmoniczne (THD), szerokie pasmo przenoszonych częstotliwości oraz duży zakres dynamiki dla sygnałów różnicowych.
-
Fault detection in electronic circuits using test buses
PublikacjaA survey of test buses designed for diagnostics of digital and analog electronic circuits is presented: the IEEE 1149.1 bus for digital circuits, the IEEE 1149.4 bus for mixed-signal and the IEEE 1149.6 bus for AC coupled complex digital circuits. Each bus is presented with its structure, solution of key elements, particularly boundary registers and a set of test instructions. Diagnosis with the use of the described buses is...
-
Computationally efficient two-objective optimization of compact microwave couplers through corrected domain patching
PublikacjaFinding an acceptable compromise between various objectives is a necessity in the design of contemporary microwave components and circuits. A primary reason is that most objectives are at least partially conflicting. For compact microwave structures, the design trade-offs are normally related to the circuit size and its electrical performance. In order to obtain comprehensive information about the best possible trade-offs, multi-objective...
-
Rapid multi-objective simulation-driven design of compact microwave circuits
PublikacjaA methodology for rapid multi-objective design of compact microwave circuits is proposed. Our approach exploits point-by-point Pareto set identification using surrogate-based optimization techniques, auxiliary equivalent circuit models, and space mapping as the major model correction method. The proposed technique is illustrated and validated through the design of a compact rat-race coupler. A set of ten designs being trade-offs...
-
Energy efficient beam control for 5G antennas
PublikacjaThe rapid development of 5G and beyond systems demands improvement in communication speed, latency and safety to maintain the required quality of service. This paper presents an overview of different concepts of energy-efficient antenna systems, which offer beam-shaping and beam-steering functionalities, that enhance connectivity performance and can be used in 5G applications. Different designs for 5.9 GHz, 39 GHz and 60 GHz frequency...
-
SiC-based T-type modules for multi-pulse inverter with coupled inductors
PublikacjaThe paper presents SiC-based three-level T-type modules designed for a high-performance 30kVA DC/AC inverter operating at high frequency 85 kHz with low THD of the output voltage. This inverter system consists of two integrated parts. The first part is active and contains three parallelconnected three-phase T-type modules built with fast-switching SiC power transistors. The second, passive part of the system is a set of inductors...
-
A current-controlled FET
PublikacjaA novel semiconductor device, viz., Horizontally-Split-Drain Current-Controlled Field-Effect Transistor (HSDCCFET) with two control electrodes is proposed in this works. For the sake of brevity, the device can be called a CCFET. Operating principle of the proposed transistor is based on one of the galvanomagnetic phenomena, the Biot-Savart-Laplace law and a Gradual Channel Detachment Effect (GCDE). The transistor is dedicated...
-
A Perspective on Fast-SPICE Simulation Technology
PublikacjaThis chapter presents an introduction to the area of accelerated transistor-level (‘fast-SPICE’) simulation for automated verification and characterization of integrated circuits (ICs) from technologist’s perspective. It starts with outlining goals, expectations and typical usage models for fast-SPICE simulators, stressing how they differ from regular SPICE tools. It continues with presenting and classifying core technologies typically...
-
A solution of the integrated µBIST for functional and diagnostic testing in mixed-signal electronic embedded systems
PublikacjaMain problem of the paper is testing of analog circuits and blocks in mixed-signal electronic embedded systems (EESs), using the built-in self-test (BIST) technique. The integrated mBIST based on reusing signal blocks already present in an EES, such as processors, memories, ADCs, is presented. The novelty of the solution is the extended functionality of the mBIST. It can perform 2 testing functions: functional testing and fault...
-
A CMOS Pixel With Embedded ADC, Digital CDS and Gain Correction Capability for Massively Parallel Imaging Array
PublikacjaIn the paper, a CMOS pixel has been proposed for imaging arrays with massively parallel image acquisition and simultaneous compensation of dark signal nonuniformity (DSNU) as well as photoresponse nonuniformity (PRNU). In our solution the pixel contains all necessary functional blocks: a photosensor and an analog-to-digital converter (ADC) with built-in correlated double sampling (CDS) integrated together. It is implemented in...
-
Rapid Simulation-Driven Multiobjective Design Optimization of Decomposable Compact Microwave Passives
PublikacjaIn this paper, a methodology for fast multiobjective optimization of the miniaturized microwave passives has been presented. Our approach is applicable to circuits that can be decomposed into individual cells [e.g., compact microstrip resonant cells (CMRCs)]. The structures are individually modeled using their corresponding equivalent circuits and aligned with their accurate, EM simulated...
-
Low-cost multi-criterial design optimization of compact microwave passives using constrained surrogates and dimensionality reduction
PublikacjaDesign of contemporary microwave circuits is a challenging task. Typically, it has to take into account several performance requirements and constraints. The design objectives are often conflicting and their simultaneous improvement may not be possible; instead, compromise solutions are to be sought. Representative examples are miniaturized microwave passives where reduction of the circuit size has a detrimental effect on its electrical...
-
Fast Design Optimization of Waveguide Filters Applying Shape Deformation Techniques
PublikacjaThis paper presents an efficient design of microwave filters by means of geometry optimization using shape deformation techniques. This design procedure allows for modelling complex 3D geometries which can be fabricated by additive manufacturing (AM). Shape deforming operations are based on radial basis function (RBF) interpolation and are integrated into an electromagnetic field simulator based on the 3D finiteelement method (FEM)....
-
In-ADC, Rank-Order Filter for Digital Pixel Sensors
PublikacjaThis paper presents a new implementation of the rank-order filter, which is established on a parallel-operated array of single-slope (SS) analog-to-digital converters (ADCs). The SS ADCs use an “on-the-ramp processing” technique, i.e., filtration is performed along with analog-to-digital conversion, so the final states of the converters represent a filtered image. A proof-of-concept 64 × 64 array of SS ADCs, integrated with MOS...
-
COMPARISON OF SYSTEM ON CHIP TECHNOLOGIES FOR SPACE APPLICATIONS
PublikacjaThe paper presents a review of technologies available for the implementation of digital and mixed signal systems, particularly the system on a chip (SoC) for space applications. The phenomena encountered in the space environment are briefly presented, together with the known solutions, regarding the design of complex electronic systems. The most important norms regarding single die integrated circuits designed for space are also...
-
Using an IEEE1149.1 Test Bus for Fault Diagnosis of Analog Parts of Electronic Embedded Systems
PublikacjaThe new solution of a BIST called the JTAG BIST for self-testing of analog parts of electronic embedded systems is presented in the paper. The JTAG BIST consists of the BCT8244A and SCANSTA476 integrated circuits of Texas Instruments controlled via the IEEE 1149.1 bus. The BCT8244A is a scan test device with octal buffers, and the SCANSTA476 is a 12-bit ADC with 8 analog input channels. Self-testing approach is based on the fault...